It's Verilog module (written in Python with migen) for fun.

https://gitlab.com/unixjazz/im_gpl